


Registers

Jorge Crichigno

College of Engineering and Computing, University of South Carolina

A Hands-on Tutorial on P4 Programmable Data Planes

Wednesday March 8, 2023



Registers

- Registers are stateful memories whose values can be read and written in actions in the data plane
- They can also be read and written by the control plane
- They are more general than counters; arbitrary data can be stored in registers
- Registers are global memory resources; any match-action tables can reference to them

- The definition of the V1 Model register includes
 - register instantiation that receives an input parameter –number of elements of the register

```
/* Definition in vlmodel.p4 */
extern register<T> {
    register(bit<32> instance_count);
    void read(out T result, in bit<32> index);
    void write(in bit<32> index, in T value);
}
```

1. V. Gurevich, Introduction to P416. Online: https://tinyurl.com/2h93pnyd

- The definition of the V1 Model register includes
 - register instantiation that receives an input parameter -number of elements of the register
 - read method that receives an output parameter —where to store the register value— and an input parameter —index

```
/* Definition in vlmodel.p4 */
extern register<T> {
    register(bit<32> instance count):
    void read(out T result, in bit<32> index);
    void write(in bit<32> index, in T value);
}
```

1. V. Gurevich, Introduction to P416. Online: https://tinyurl.com/2h93pnyd

- The definition of the V1 Model register includes
 - register instantiation that receives an input parameter –number of elements of the register
 - read method that receives an output parameter —where to store the register value— and an input parameter —index
 - write method that receives two input parameters, index and value to store in the register

```
/* Definition in vlmodel.p4 */
extern register<T> {
    register(bit<32> instance_count);
    void read(out T result, in bit<32> index);
    void write(in bit<32> index, in T value);
}
```

1. V. Gurevich, Introduction to P416. Online: https://tinyurl.com/2h93pnyd

Instantiating a Single Element Register

The syntax below shows how to instantiate a single element register in P4

```
register<bit<N>>(1) R1;
```

Register R1 contains a single N-bit element

Register R1

Index	Value
0	

$$N = 32 bits$$

Writing a Single Element Register

• The syntax below shows how to write (store) a value val in register R1, element 0

R1.write(0, val)



Index	Value
0	val


$$N = 32 bits$$

Reading a Single Element Register

 The syntax below shows how to read the value stored in element 0 of the register, and store it into the variable res

```
R1.read(res,0)
```

Note that the value val is stored in the variable res



• Example: computing the time between two consecutive packets of a flow (inter-packet gap)

Code

```
register<bit<48>>(16384) last_seen;
action get_inter_packet_gap(out bit<48> interval, bit<32> flow_id)
 bit<48> last_pkt_ts:
 /* Get the time the previous packet was seen */
 last_seen.read(last_pkt_ts, flow_id);
 /* Calculate the time interval */
 interval = standard_metadata.ingress_global_timestamp - last_pkt_ts;
 /* Update the register with the new timestamp */
 last_seen.write(flow_id, standard_metadata.ingress_global_timestamp);
```

Standard metadata

```
struct standard metadata t {
   bit<9> ingress port;
   bit<9> egress_spec;
   bit<9> egress_port;
   bit<32> clone spec;
   bit<32> instance type;
   bit<1> drop:
   bit<16> recirculate port;
   bit<32> packet length;
   bit<32> eng timestamp;
   bit<19> eng qdepth;
   bit<32> deq timedelta;
   hit<19> dea adenth:
  bit<48> ingress global timestamp
   bit<32> lf_field list;
   bit<16> mcast grp;
   bit<1> resubmit flag;
   bit<16> egress_rid;
   bit<1> checksum error;
```

Atomicity

- Hardware and software targets use atomic operations on P4 stateful objects
- For Intel Tofino switch (Vladimir Gurevich)¹:

In case of stateful objects, a complex read-modify-write operation counts as one access and is performed by a special ALU (counter ALU, meter ALU, stateful ALU, etc.)

Since this counts as one operation, it is atomic for all practical intents and purposes. For example, it is impossible to see a stateful object in some "intermediate" state. Similarly, when the same object (instance) is accessed by the next packet, it does see it fully modified.

For BMv2 v1model implementation²:

The BMv2 v1model implementation supports parallel execution. It uses locking of all register objects accessed within an action to guarantee that the execution of all steps within an action are atomic, relative to other packets executing the same action, or any action that accesses some of the same register objects.

- 1. Intel® Connectivity Research Program (Private). Memory semantics of Tofino architecture. Online: https://tinyurl.com/yz7hzydr
- 2. P4Lang Consortium, The BMv2 Simple Switch target. Online: https://tinyurl.com/26b762m3