Skip to main content

Test University

Primary menu

Bio
Publications
Projects
Group
Talks
Posters
Textbook

- Search

Home
Posters
Area, Power, and Pin Efficient Bus Transceiver Using Multi-Bit-Differential Signaling: ISCAS2005

Area, Power, and Pin Efficient Bus Transceiver Using Multi-Bit-Differential Signaling: ISCAS2005

August 05, 2022

Filter News By Year

2022 (14)

Latest News

Accuracy, Cost and Performance Tradeoffs for Floating Point Accumulation, ReConFig 2013, Dec. 2013
A Cluster-On-A-Chip Architecture For High Throughput Phylogeny Search (SEAGEP09)
Heterogeneous and Reconfigurable Computing Group (SC09)
Power Efficient, Scalable Hybrid DSP+ARM+FPGA Platform for Computer Vision Tasks, Supercomputing 2013, Nov. 2013
Exploiting Symmetry to Speed Up FPGA Accelerated Conjugate Gradient (FCCM09)
High-Level Synthesis of a Genomic Search Engine, ReConFig 2016, Dec. 2016

Filter News By Month

August 2022 (14)

Secondary menu

Contact Jason D. Bakos

Powered byOpenScholar^®Admin Login