Test University

Primary menu

Predictive Load Balancing for Interconnected FPGAs: FPL2006

August 05, 2022

fpl06_poster

Optoelectronic Multi-Chip Module Demonstration System Using Fiber Image Guide Interconnections: CS Department
Next Generation High Speed Board-Level Interconnect Using Fixed-Load Drivers: CS Department
Area, Power, and Pin Efficient Bus Transceiver Using Multi-Bit-Differential Signaling: ISCAS2005
Aggressive Network Interface And Router Designs For Special Purpose Scalable Distributed Processing Systems (Student Shaun Gause), USC Discovery Day 2007
A Cluster-On-A-Chip Architecture For High Throughput Phylogeny Search (SEAGEP09)
Power Efficient, Scalable Hybrid DSP+ARM+FPGA Platform for Computer Vision Tasks, Supercomputing 2013, Nov. 2013

UofSC

Secondary menu